[Ref] FPGA-based DDS implementation - Code World

[Ref] FPGA-based DDS implementation

Others 2021-03-31 21:51:23 views: null

[Ref] FPGA-based DDS implementation

Basic reference
http://www.eetree.io/doc/stepfpgadds20k
verilog basic syntax
https://blog.csdn.net/zhangshuaiisme/article/details/78993582
always block usage
https://blog.csdn.net/kebu12345678 /article/details/81332093
LED control
based on small foot (FPGA development board) and rotary encoder https://www.cirmall.com/circuit/2704/ LED control based on small foot (FPGA development board) and rotary encoder #/ detailsSmall Feetstep
FPGA Rotary Encoding
Switchhttp://www.cirmall.com/bbs/forum.php?mod=viewthread&tid=45184&highlight=Little Feet?mod=viewthread&tid=45184&highlight=Little Feet

Guess you like

Origin blog.csdn.net/weixin_38753095/article/details/90038921

[Ref] FPGA-based DDS implementation

FPGA-based DDS Signal Generator

DDS Design and Simulation Based on FPGA

[DCT-FPGA] verilog programming implementation, FPGA-based DCT transformation implementation

[FPGA Wave Velocity Formation] Design and Implementation of FPGA-based Wave Velocity Formation System

m Verilog implementation of FPGA-based BPSK modulation and demodulation communication system, including testbench, excluding carrier synchronization

Electronic technology course design Design and implementation of FPGA-based music hardware performance circuit

m FPGA-based FOC controller verilog implementation, including CLARK, PARK, PID and SVPWM, including testbench

m FPGA-based AGC adaptive gain control system verilog implementation, including testbench

m FPGA-based CRC cyclic redundancy check system verilog implementation, including testbench

m Verilog implementation of FPGA-based QPSK modulation and demodulation communication system, including testbench, excluding carrier synchronization

m FPGA-based communication data frame scrambling and descrambling verilog implementation, including testbench

m FPGA-based basic OFDM modulation and demodulation verilog implementation, including IFFT and FFT, including testbench

m Verilog implementation of FPGA-based interleaving and deinterleaving system, including testbench

m Verilog implementation of FPGA-based DQPSK modulation and demodulation communication system, including testbench, excluding carrier synchronization

m FPGA-based 256QAM modulation signal generation module verilog implementation, including testbench

m FPGA-based 1024QAM modulation signal generation module verilog implementation, including testbench

m FPGA-based QPSK soft demodulation verilog implementation, including testbench and MATLAB auxiliary verification program

m FPGA-based 16QAM soft demodulation verilog implementation, including testbench

m FPGA-based 8ASK modem system verilog implementation, including testbench test files

m FPGA-based 8FSK modem system verilog implementation, including testbench test files

m FPGA-based 4FSK modem system verilog implementation, including testbench test files

m FPGA-based 8PSK modulation and demodulation system verilog implementation, including testbench test files

m FPGA-based 4ASK modem system verilog implementation, including testbench test files

m FPGA-based LDPC minimum sum decoding algorithm verilog implementation, including testbench and matlab auxiliary verification program

m FPGA-based data serial-to-parallel conversion system verilog implementation, including testbench, can configure the number of parallel

m FPGA-based implementation of phase estimation and compensation algorithm for QPSK modulated signal with phase deviation in verilog, including testbench

m FPGA-based verilog implementation of phase estimation and compensation algorithm for 64QAM modulated signal with phase deviation, including testbench

m FPGA-based 256-point FFT Fourier transform verilog implementation, including testbench, without using IP core

m FPGA-based implementation of costas ring carrier synchronization verilog, including testbench, which can modify the frequency offset

Recommended

Ranking

[Algorithm] greedy _ program scheduling issues

Spring 控制反转（IOC）

Data structure-6.6 figure

Indicates that the class or member method has abstract properties

Huawei v5 server installed Linux operating system

Postgresql source code analysis - creating ordinary tables

Chapter 10 Evaluation Classification Results

Cloud service Ubuntu 20.04 version uses Nginx to deploy static web pages

Java Exercise 17.1

Solve the problem that git cannot automatically push submission in IDEA Push failed: Failed with error: Could not read from remote repository.

Daily

More

2024-05-09(32)

2024-05-08(18)

2024-05-07(34)

2024-05-06(6)

2024-05-05(0)

2024-05-04(18)

2024-05-03(8)

2024-05-02(0)

2024-05-01(4)

2024-04-30(36)