The learning path of digital IC verification is a must for newcomers!

An excellent verification engineer needs to master many skills, including both hardware and software, which can be said to be more analogous. Therefore, it is still necessary to proceed step by step, starting from the most basic content and mastering it step by step.

All the learning materials and interview questions in the article (you can get all of them at the end of the article)

1. Digital and verilog

The basic content of digital circuits basically includes : number system and code system; logic algebra basis; gate circuit; combinational logic circuit; semiconductor storage circuit; sequential logic circuit; pulse waveform generation and shaping circuit; digital-analog and analog-digital conversion, etc. .

After learning the basics of digital electronics, you can start to learn Verilog in verification. There is still an essential difference between verilog language and c language, because verilog is for hardware design, and what is written is a real circuit. At this time, what you learned before The basics of digital electricity come in handy.
insert image description here

2. SV and UVM

SV and UVM are these two books. You can look for resources first. It doesn’t matter if you don’t understand SV for the first time. After reading the book, you will understand almost the same, and then learn UVM. UVM is based on SV’s verification methodology. The structure is clear.

insert image description here

The basic learning of SV generally includes the following contents : DataType; dynamic array; queue; joint array; array operation; grammar, etc.

After SV, students can study UVM. UVM is a verification platform development framework with SV as the main body. Verification engineers can use its reusable components to build a functional verification environment with a standardized hierarchy and interface.

UVM is a library where almost everything is implemented using classes. At the same time, UVM is also a verification methodology, which guides you how to build a verification platform, what are its components, and how to connect and communicate.

To learn UVM, you need to understand the structure of UVM, various omponent, phase management mechanisms, etc. It is best to practice with the example code while learning and typing the code yourself.

insert image description here
insert image description here

3. Scripting language

Commonly used scripting languages ​​for verification are Python, Perl, Tcl, Shell, and some require C and C++. Nowadays, in interviews, students are often asked to write code in person to achieve some relatively simple questions. Therefore, it is recommended that students understand at least one of python and perl in addition to shell, C and C++.

insert image description here

4. Verify the project

There is a big difference in the eyes of the interviewer between having done a project and not doing a project. Here I suggest that everyone participate in as many projects as possible, obtain projects from enterprises, and those who have really worked with the company perform differently in interviews. For social recruitment, whether you have project experience, the direction of the project, and the degree of completion of the project are all very important.

Especially for social recruitment, project experience is an important reference standard for job matching.

The project needs to focus on:
the function and structure of DUT
According to the function and structure of the DUT, the verification platform we built, why should we build it in this way?
The communication between the various components of the verification platform, how to associate with the DUT and
decompose the test points, and what functions have been verified , How do you verify each function (this may sometimes be asked in more detail)
collection coverage, code coverage, why is the function coverage only 90%? How did you collect it? What should I do if it does not reach 100%?
insert image description here

This project is based on the UVM verification platform. As a universal serial data bus, UART is used for asynchronous two-way communication to realize data serial and parallel calls. This UART module supports full-duplex data transmission and reception, data bit 5-8bit, stop bit 1~2bit, parity check, 16 bytes FIFO depth.

5. Writing test questions and face-to-face scriptures

Each company must brush up more written test questions and face-to-face scriptures. For example the following topics:insert image description here

insert image description here

The above is what you need to learn about digital verification. If you have any questions, you can leave a message in the comment area. The autumn recruitment is approaching. Everyone must pay close attention to the interview questions of Dachang~ If you need the above information, you can get it on demand!

Here is an entry: Digital IC verification learning materials

Guess you like

Origin blog.csdn.net/coachip/article/details/131528341