Verilog HDL Quick Start 3: Block Model and Assignment Operation

table of Contents

One, continuous assignment

Two, process assignment

Three, initial block & always block

Four, blocking and non-blocking​​​​


One, continuous assignment

Two, process assignment

Three, initial block & always block

Four, blocking and non-blocking

Guess you like

Origin blog.csdn.net/weixin_43787043/article/details/105759064