The main content of this section: the connection between testbench and design, the method of verilog connecting testbench and design, the interface of SV, stimulus timing, clocking blocks, timing region, program block.
One: the connection between design and testbench