module top_module (
input clock,
input a,
output p,
output q );
assign p=clock?a:p;
always@(negedge clock)
begin
q=a&p;
end
endmodule
HDLbits--Sim/circuit8
猜你喜欢
转载自blog.csdn.net/weixin_49574391/article/details/131471053
今日推荐
周排行