[SV]SystemVerilog int vs integer

                difference between SystemVerilog int vs integer

一、Int

       2-state SystemVerilog data type, 32 bit signed integer

 

二、Integer

       4-state Verilog data type, 32 bit signed integer