STM32F030 enable the internal oscillator and configure your system clock to 48M

Function in the file system_stm32f0xx.c 

static void SetSysClock(void)

{

if (HSEStatus == (uint32_t) 0x01 ) // external clock is present 
{
}
the else 
{ 
// Here configured to add the code 48M
}

}

code show as below

static void SetSysClock(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;

  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);

  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
    StartUpCounter++;
  } while ((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
  {
    HSEStatus = (uint32_t)0x01;
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
  }

  if (HSEStatus == (uint32_t)0x01) // 存在外部时钟
  {
    /* Enable Prefetch Buffer and set Flash Latency */
    FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;

    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;

    /* PCLK = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;

    /* PLL configuration = HSE * 6 = 48 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t) ~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL6);

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;

    /* Wait till PLL is ready */
    while ((RCC->CR & RCC_CR_PLLRDY) == 0)
    {
    } 

    / * The Select the PLL AS System Clock Source * / 
    the RCC -> CFGR & = (uint32_t) ((uint32_t) ~ (RCC_CFGR_SW)); 
    the RCC -> CFGR | = (uint32_t) RCC_CFGR_SW_PLL; 

    / * the Wait Till the PLL IS Used AS System source clock * / 
    the while ((RCC-> & CFGR (uint32_t) RCC_CFGR_SWS)! = (uint32_t) RCC_CFGR_SWS_PLL) 
    { 
    } 
  } 
  the else 
  { 
    // the HSI PLL clock as an internal clock source and configure the system clock PLL 48M 
    / * the Enable and the SET Flash Latency Buffer Prefetch * / 
    FLASH -> the ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY; 

    / * HCLK = SYSCLK * / 
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;

    /* PCLK = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE_DIV1;

    // PLL configuration = (HSI/2) * 12 = 48 MHz
    RCC_PLLConfig(RCC_PLLSource_HSI_Div2, RCC_PLLMul_12); // 8M/2 * 12 = 48M

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;

    /* Wait till PLL is ready */
    while ((RCC->CR & RCC_CR_PLLRDY) == 0)
    {
    }

    /* Select PLL as system clock source */
    RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK); // the PLL as system clock 

    / * the Wait Till the PLL Clock Source System AS IS Used * / 
    the while ((RCC-> & CFGR (uint32_t) RCC_CFGR_SWS)! = (Uint32_t) RCC_CFGR_SWS_PLL) 
    { 
    } 
  } 
}

Guess you like

Origin www.cnblogs.com/qinlongqiang/p/12118702.html