Error (10278): Verilog HDL Port Declaration error at **.v(21): input port "**" cannot be declared with type "<a variable data type, e.g. reg>"

错误原因：端口声明错误

 

解决办法：比如input端口不能被定义为reg类型