These days encountered this "pit" when debugging a program.
When a signal is needed from one clock domain to another clock domain to clk1, even after a lapse of the signal to a stationary state has been also required in the middle of two beats. Otherwise it will have very bad consequences.
If a data stream needs to be added fifo.
