DC logic synthesis report - timing and area learning View

　　In the design process the IP RTL code will complete the design is complete code logic synthesis (mainly clock constraint, without other constraints),

Object code is the critical path, the clock frequency and the area information to make a preliminary determination (and the last actual clock frequency and the area will be

Some differences)