SignalTap II software usage steps


foreword

Environment:
1. Quartus18.1
2. Board model: Atomic Brother Pioneer 2 (EP4CE10F17C8)
Requirements:
Can use SignalTap II for on-chip debugging.


1. What is SignalTap II?

SignalTap II, the full name of which is SignalTap II Logic Analyzer, is a second-generation system-level debugging tool that can capture and display real-time signals. It is a powerful and practical FPGA on-chip debugging tool software. SignalTap II can select the signal to be captured, the trigger mode of capture, and the depth of data samples captured. Real-time data is provided to engineers to help debug . Eliminates the costly problem of using an external logic analyzer.

2. Use steps

  • Click below to open SignalTap II
    insert image description here
  • composition:
    insert image description here
  • Double-click the empty area of ​​the node list and trigger conditions:

If the following options do not appear, click the arrow position

insert image description here

  • Set Filer to SignalTap: pre-synthesis, and then click the List button, the signal will appear:
    insert image description here
  • Double-click to select the signal we want, and double-click to delete our signal (or select the signal through the middle arrow after selecting the signal):

insert image description here

  • Click insert and then close:
    insert image description here
  • Here are the signals added:
    insert image description here
  • Solve the problem that the signal is optimized:
    1. Change the reg and wire signals into output port signals (complex) 2. Add / synthesis keep
    / next to the wire signal to be observed. For the reg signal, add / synthesis noprune /
wire [23:0] counter/*synthesis keep*/;
reg [23:0] counter/*synthesis noprune*/;
  • Add sample clock:
    insert image description here
  • Select sys_clk:

insert image description here

  • Set sampling depth:
    insert image description here

Here we set the sampling depth to 2K. The larger the sampling depth, the longer the time range for observing the signal, but at the same time, the larger the FPGA RAM resources will be consumed.

  • Click Save:
    insert image description here
  • Whether to add to the project:
    insert image description here
  • Effect:
    insert image description here

We will find that there is one more stp2 file, and we will compile it in the next step

  • Programming in SignalTap II
    insert image description here
  • Click to start analysis:
    insert image description here
  • Error:
    insert image description here

Because the board has solidified other programs before, the current STP file cannot be burned in. We need to go out and burn the existing sof into it.

  • success:
    insert image description here

3. Summary

The above are the main steps of the online debugging of the SignalTap II software that I want to introduce today.

4. References

The use of the official SignalTap logic analyzer of punctual atom

Guess you like

Origin blog.csdn.net/qq_52215423/article/details/131773908