1， cache
cover line
Fasle Sharing
2, CPU
serialization
interface invoking
encoding
procesor affinity
3, memory
memory barries / fences
memory access pattern is important
4, GC
garbage collector selection
5, I.
write combine
single writter
smart batching
sequential IO
6, lock-based / lock free
CASE
7, back pressure when overloaded