[Reserved] Altium Detailed rules and settings

Signal integrity. Trace impedance and high-speed signal overshoot, slew rate, etc.

It may comprise the same rule (new) a plurality of rules, and the use of different settings and a priority for each rule, in order to achieve the specific needs flexible rules.

Set priorities ways: lower right corner of the dialog box Priorities, enter the settings. Import Rules .rul file

A detailed description of the rules

Clearance safe distance comprises a minimum distance between the pad member and the pad, the pad and the wire, with the wire conductors

Short Circuit short circuit, and whether to allow cross-circuiting wire, allowed to default

Un-connect Net unrouted nets, you can specify the network, whether the network cabling successful, if unsuccessful, will remain connected with the fly line

Un-connected Pin not connected discipline, the specified network element checks whether all the pins are in connection

Width conductor line width

Routing Toplogy cabling topology. Topology rules defined using a wiring topology constraint logic, routing constraints common statistical shortest logical rules, the user can select different depending on the design of the wiring topology rules:

Shortest shortest rules set minimum rules for all connection nodes

Horizontal level setting rules, the minimum level of the connection node connection rules

Vertical Vertical rules provided, the vertical line connecting the shortest rule node

Daisy Simple Simple daisy rule setting, the communication using the chain rule, from one point to another for all communication nodes, and the shortest connection

Daisy-MidDriven Daisy midpoint rule setting, select a Source source, it communicates to all nodes to the left of the center, and the shortest connection

Daisy Balanced Daisy balance rule setting, select a Source source, the number of all the intermediate nodes were divided into groups, all the groups are connected to the source point, and the shortest connection

Burst star (star) point source select a rule set, in a star connection to another node, and the shortest connection.

Routing Priority wiring priority

Routing Layers wiring layer is provided

Not Used The wiring layer is not;

Horizontal the wiring layer in the horizontal direction;

Vertical The wiring layer is a vertical direction;

Any of the wiring layer may be in any direction;

  • The wiring layer 10n Clock according to one o'clock;
  • The wiring layer 20n Clock by two o'clock;
  • The wiring layer 40n Clock four-o'clock position;
  • The wiring layer 50n Clock according to the five o'clock position;
  • This layer 45Up upward direction wirings 45 °,
  • The downward 45Down layer wiring method of 45 °;
  • Fan Out the fan shape the wiring layer.
  • For the default case where double-sided, one side of the wiring employed Horizontal mode, Vertical mode using the other surface.
  • Routing Corners corner. 45, 90, rounded
  • Routing Via Style guide hole.

Welding layer design rules

Solder Mask Expansion welding layer extends amount. For designing the distance between the welding layer in the circuit board production, welding layer to reserve space for the pad portion, the amount of extension is to prevent the welding layer and the pad overlap.

Paste Mask Expansion surface tack elements extending amount. The distance between the pads and the solder layer surface tack hole components.

Inner design rules

Plane for plywood

Power Plane Connect Style power connection layer. A guide hole provided for connecting to a power source layer

Conner Style drop-down list. Set-style connector of the power supply layer and vias

Relief Connect divergent connector

Direct Connect Direct connection

No Connect is not connected

Conductor Width setting the width of conductive wires

Conuctors select the number of communication wires

Air-Gap disposed gap space width

Expansion is provided between the distance from the guide hole spacing gap

Power Plane Clearance power planes safe distance. And a power supply layer is provided through which the safety distance between the guide hole, i.e., the minimum distance of the placement wire circuit

Polygon Connect Style copper connection. Polygons connection between the copper and the pad

Connect Style, Conductors, Conductor width splicer angle between the copper and the pad: 90,45

Test point design rules

Shape design for test points, use

Testpoint Style test point style.

Size the size of the test points

Grid Size size of the grid points

Allow testpoint under component choose whether to allow the test point is placed below the element

TestPoint Usage test point usage

Allow multiple testpoints on same net is set may allow a plurality of test points exist on the same network

Testpoint option area single option selection process of test points, can Required (must be treated), Invalid (invalid test points), Do not care (negligible test points)

Circuit board manufacturing design rules

Minimum annular Ring minimum pad ring width

Acute Angle wire disposed at an angle

Hole size guide hole diameter of the

Method, the Measurement Absolute absolute dimensions designed; Percent in relative proportions to design

Layers Pais use in semi-layer multilayer design, if a blind via hole, it is necessary here to be disposed on the plies

This article excerpt reprinted from Altium Designer to set rules , to express my gratitude

Guess you like

Origin www.cnblogs.com/airbird/p/11455237.html