Resource Link (fans only visible): https://blog.csdn.net/qq_44226094/article/details/104040920
- Instruction execution process
- The CPU pipeline design
Instruction execution process
Integrated CPU utilization rate is not high
The CPU pipeline design
- Similar factory assembly line
- Factory assembly line to make a plurality of products can simultaneously be processed
- At the same time, different products are located in different stages of processing
M serial execution instruction
M instruction execution pipeline
