verilog list of common mistakes

Error / Warning Source: https://hdlbits.01xz.net/wiki/  Title:

 

1、Quartus Warning 10235:

Warning (10235): Verilog HDL Always Construct warning at FM_mod.v(23): variable "carry_freq" is read inside the Always Construct but isn't in the Always Construct's Event Control

Warning reasons: Since always sensitive to process block list is not completely contain all of the variables used in the block process;

Common Source: always common in the process of combinational logic block;

Solution: list always sensitive to process block '*' | list sensitive to edge-triggered; 

Guess you like

Origin www.cnblogs.com/lizhiqing/p/12079950.html
Recommended