Frame loss detection module

//丢帧检测模块
reg [23:0] Exact_completed_flag_counter,symbol_bpsk_valid_counter,out_valid_counter;
reg symbol_bpsk_valid_d1,out_valid_d1;
always @(posedge clk)
if(!rst)
begin
  Exact_completed_flag_counter <= 0;
  symbol_bpsk_valid_counter <= 0;
  out_valid_counter <= 0;
end
else
begin
  symbol_bpsk_valid_d1 <= symbol_bpsk_valid;
  out_valid_d1 <= out_valid;
  if(Exact_completed_flag)
    Exact_completed_flag_counter <= Exact_completed_flag_counter + 1;
  if(symbol_bpsk_valid_d1 == 0 && symbol_bpsk_valid == 1)
    symbol_bpsk_valid_counter <= symbol_bpsk_valid_counter + 1;
  if(out_valid_d1 == 0 && out_valid == 1)
    out_valid_counter <= out_valid_counter + 1;
end
ila_frame_counter ila_frame_counter (
  .clk(clk), // input wire clk
  .probe0(Exact_completed_flag), // input wire [0:0] probe0
  .probe1(Exact_completed_flag_counter), // input wire [23:0] probe1
  .probe2(symbol_bpsk_valid_counter), // input wire [23:0] probe2
  .probe3(out_valid_counter) // input wire [23:0] probe3
);

Guess you like

Origin www.cnblogs.com/achangchang/p/11234959.html