Hi3559av100 platform 8-channel 1080P/720P input configuration process combing

platform:

        hi3559av100
 

Hardware connection:

         8-way YUV422 -> 4-way 2lane MIPI -> hi3559av100

final effect:

        After processing, the backend can realize 8-channel independent video stream processing;

        It can be freely bound and processed with modules such as VPSS/VENC/VO in the later stage

     

Foreword:

        (1) Refer to the vio sample

        (2) Due to the large number of VI VPSS resources inside the 3559, the number of various modules and channels is easily confused;

                So the main thing to sort out is related to the number of modules ID and key API

        (3) To understand this map, it is best to be familiar with the instructions and explanations of the VI-VPSS part of the 3559 MPP

         (4) How does the front end implement multi-channel MIPI composite interleaving video input? You can refer to the following chips

                   NVP series chips (NVP6324, etc.)

                   GMSL/FPDlink series deserializer chips

3559av100 8-channel 1080P input configuration process is as follows:

Guess you like

Origin blog.csdn.net/jzwjzw19900922/article/details/128938715