Altium Designer resolve linewidth, via parameter does not match the rule

Foreword

  Before time undergraduate Young had asked, in AD clearly advised of the rules set up through the hole diameter and width parameters, the result of a drawn not set their own values. Fortunately, not a matter of principle, a change later just fine. Here specially the record about how to resolve this problem in AD.
  AD method on the principle of the rule setting the set value, I can refer to this blog four-layer PCB board production 5-- core network is provided with DRC rule settings . This blog can be viewed as a supplement to Part I of.

Set the width of classification, but not classified effects:

  How to set the line width, how to set the line width classification can refer to my blog Cipian four-layer PCB board production 5-- core network settings and DRC rules set
Here Insert Picture Description
  here first set the global preferred width, set 6mil.
Here Insert Picture Description
  We will then power supply circuit into a Net Class, its individual set rules.
  This is the preferred width 15mil, the width of the normal difference signal line (6mil) is obvious.
  This time the problem may have occurred, some students find that the power supply network cabling default line or 6mil.
  The basic root of the problem comes from this: the rules of priority .
Here Insert Picture Description
  As shown in FIG open priority rules, where the rules can be seen PWR type (partial) priority is higher than the ALL (global), this is the right priority. If the global set higher than the priority of the local priority, then the local priority will fail, the white is set .

Set preferences through the hole, not the result of the default preferences through the hole

  Principles set vias can also see my previous article.
Here Insert Picture Description
  Set vias outer diameter 22mil, the inner diameter of 12mil.
  The default parameters and line width solve the problem through this hole is not the same. Solution to this is: Open the AD setup options, make changes in the settings option .
Here Insert Picture Description
  Altium Designer's open window disposed sequentially opening the PCB Editor-> Defaults, the last row in turn Primitive List, select Via (vias), and then press on the right side shown in FIG modification. Such problems can be solved through the hole parameters.
  Meanwhile here can choose whether via the cover oil. Because the via hole itself is not used for welding, the copper plate surface and not useful, it is possible to select an oil cap (tented Check to two).

Published 54 original articles · won praise 18 · views 9551

Guess you like

Origin blog.csdn.net/m0_37872216/article/details/104308800