cadence allegro schematic DRC, and generates a netlist import PCB

Foreword

  allegro schematic design and PCB design is the use of two software. The bridge connecting the two software is something called netlist (netlist) of. Recording the netlist so schematic components, component package and a network connection.

Schematic rule checking (DRC)

  Definitely need a schematic diagram entirely correct, so the first rule checks carried out on the schematic before generating netlist.
  Back to the root directory of schematic interface, select the schematic file
Here Insert Picture Description
  Click Tools -> Design rule check, the following pop-up window:
Here Insert Picture Description
  the rules here are two, one is electrical rules (electrical rules), one is physical rules (laws of physics) . Physical rule is not required, so the operation of FIG window check only to ERC.
Here Insert Picture Description
  In the second column on the electrical rules, as shown above in accordance with the five electrical inspection rule check. The five inspection are: checklists end of the network (see if there is no network connection); check the power and pin type conflict; checking multiple label name (as long as this does not change manually certainly not wrong, but it is inevitable no manual turn over it); check bus network is not connected; check the pin unconnected (to form good habits, not connected to the pin placed a cross mark).
  Click OK to confirm complete, will generate a drc file in the file directory.
Here Insert Picture Description

  Double-click the point to open, as shown below:
Here Insert Picture Description
  Here you can see there have been many warnings, the pin type is the type of problem encountered. This is completely ignored. In Orcad I think in about two ground links such as beads, he would think it was wrong, should not be connected to each other between the power source. So this bunch of warnings directly ignored sliding down.
Here Insert Picture Description
  Well, the real error occurred. In checking for single node nets which appeared in three warnings, three warnings is a genuine mistake.
  Warnings can be seen from the first two HPD_SINK and HPID_SINK both added a network of networks each label is only one pin, obvious, and maybe a network stands to reason that, more than just a name accidentally make a "I" or make a little "I".
  Finally, a warning note OE This network is single-ended, in accordance with the idea to check the figures like.
  After modification After examination, again DRC, up until this part without warning.

Generate a netlist

  After generating rule check and correct netlist.
  Press the execution figure:
Here Insert Picture Description
  the pop-up window:
Here Insert Picture Description
  Click OK, and then in the folder can be seen netlist file are:
Here Insert Picture Description

Guide netlist

  We first need to create a new PCB file.
  allegro PCB software to do is this:
Here Insert Picture Description
  take note here, first open the pcb editor to manually set the software mode, set the wrong mode Some functions can not be used! ! ! This was my whole foolish, and I do not how other people function / how I function keys are gray? ?
  It is recommended to start with the following models: Ali dog business PCB design package!
Here Insert Picture Description
  You can try other versions, you will find some features missing. As for why the big difference in functionality between versions, this is no reason to verify.
  In short press Select to activate the software on the chart just fine, not lack features.
  Click on the top left corner File -> New, the following window pops up:
Here Insert Picture Description
  according to the diagram shown in name, and choose the save path.
Here Insert Picture Description
  Press the interface shown below, click OK to create a new PCB file.
  The allegro pcb file extension is .brd.
  Save finished, click File -> import -> logic / Netlist, the following pop-up window:
Here Insert Picture Description
  according to the diagram shown in check contents. Because this time we Orcad netlist is generated, equal to "insiders." So I chose Cadence first column. If third-party software to generate the netlist, you need to use the second column other.
  Pay particular attention to the import of what path to choose netlist file contains a separate folder, otherwise it is impossible to import.
  We follow the netlist generated by default, so the netlist folder called allegro, after selection, click on import to the upper right corner of the window.

  After importing is complete click on the top of the screen Display -> status. Following pop-up window, the display window 111 have not been placed in the device, there is no wiring network 85, which indicates the success of the pilot netlist.
  If the window is not placed in the device and the network cabling is not 0/0, it indicates that there is no netlist import is successful, it would need to re-examine, repeat the above that step!
Here Insert Picture Description

Published 54 original articles · won praise 18 · views 9548

Guess you like

Origin blog.csdn.net/m0_37872216/article/details/104500093