AMD NAPLES CPU interconnect bandwidth and memory bandwidth calculation

Basic Information

Naples is based on a support X86-64 instruction set processor microarchitecture, code-named Zen;
The supporting 256bit 128bit AVX2 and 2 of FMA, floating point capability is then 2 * 128 * 2/64 = 8FLOPs / Cycle;
Naples has four core, which is 4 Die;

Internet Bandwidth

Die is the interconnection between Infinity Fabric on Package, referred to as the IFOP; bit width is 32bit;
  • Done 4 times a transmission clock, memory and run on frequency, in terms of for DDR4 @ 2666MHz, 1333MHz running on; then the unidirectional bandwidth is 4 * 1333MHz * 32bit / 8/1000 = 21.328GB / s, the bandwidth is bidirectional 2 * 21.328GB / s = 42.656GB / s;
Interconnection between the Socket is Infinity Fabric Inter Sockt, referred to IFIS; bit width is 16Bit;
  • 8 times a clock transmission, and run on a frequency memory, for DDR4 @ 2666MHz terms of running on 1333HMz, but the conversion rate is 8/9, then the one-way bandwidth is 8 * 1333MHZ * 16bit / 8/100 * 8/9 = 18.96GB / s, the bandwidth is bidirectional 38GB / s;

Memory Bandwidth

AMD supports eight memory channels, the DIMM 16 can be inserted;
Slots are A0, A1 B0, B1 C0, C1 D0, D1 E0, E1 F0, F1 G0, G1 H0, H1
  • The minimum memory configuration at 4 * DIMM DDR4 @ 2666MHz, inserted A1, C1, E1, G1; Bandwidth 4Channel * 2666MHz * 64bit / 8/1000 = 4 * 21.3GB / s = 85GB / s
  • Equilibrium configuration 8 * DIMM DDR4 @ 2400MHz, inserted A1, B1, C1, D1, E1, F1, G1, H1, bandwidth 8Channel * 2400MHz * 64bit / 8/1000 = 8 * 19.2GB / s = 154GB / s
  • Sensitive configuration 8 * DIMM DDR4 @ 2666MHz, inserted into A0, B0, C0, D0, E0, F0, G0, H0, bandwidth 8Channel * 2666MHz * 64bit / 8/1000 = 8 * 21.3GB / s = 170GB / s
  • The maximum memory configuration 16 * DIMM DDR4 @ 2133MHz, inserted into all slots, bandwidth 8Channel * 2133MHz * 64bit / 8/1000 = 8 * 17GB / s = 136GB / s
 
 
 
 
 
 

Guess you like

Origin www.cnblogs.com/kongchung/p/11824372.html