To prevent part of the Verilog module is integrated, editor of the directive

//synopsys translate_off

Verilog modules to be part of the statement ignored

//synopsys translate_on

Guess you like

Origin www.cnblogs.com/summerpine/p/11460258.html